



); }		•				·				
		10	NOT POSSIBLE	IA — 10 IB — 11	ORD A ORD A V[1:0] NEXT	IA10 IB11	A ORD A NEXT	IA —— 10 IB —— NOP	V[1:0] 01	IA — 10	
ELECT LOGIC	0eB	11	NOT POSSIBLE	IA — 10 IB — 11	ORD A V[1:0] NEXT	IA —— 10 IB —— 11		IA —— 11 IB —— 10	ORD ——— B ORD ——— B ORD—— V[1:0] ——— NEXT V[1:0] ——— NEXT V[1:0]	IA — 10	STALL — 1 ORD — A V[1:0] — 01
INSTRUCTION SELECT LOGIC	0eA : 0eB	01	NOT POSSIBLE	1A NOP 1B 10 STALL 1	ORO — B V[1:0] — 01	IA11 IB10	ORD —— B ORD —— V[1:0] —— V[1:0] ——	IA —— 11 IB —— 10	ORD B V[1:0] NEXT	IA —— NOP IB —— 10	
		00 (IO NOT VALID)	IA —— NOP IB —— NOP ORD —— d/c V[1:0] —— NEXT	IA — NOP	0RD B V[1:0] NEXT	IA —— NOP IB —— 11	ORD B V[1:0] NEXT	IA —— 11 IB —— NOP	ORD A V[1:0] NEXT	NOT POSSIBLE	
			00 (11 NOT VALID)	01		=		10			
			1eA:1eB							140	

*NOTE:10 VALID AND 11 NOT VALID WON'T OCCUR BECAUSE THERE IS NO OUT OF ORDER EXECUTION.








FIG.6

Integer format interpretation:

_	$\chi = -2^{15} \times S + \sum_{i=1}^{n} x_i S + \sum_{i=1$	0	
	0	\	dix point)
			<u>p</u>
	12		
	13		
	14		
	S		
	=		

• Product=P[31:0] is sign-extended to $P[39:0]=P[31]^8$ || P[31:0] for accumulation

28

29

30

S

Ш

(radix point)

Fractional format interpretation:

	0		
	12		
	13		Ŧ
	14	<	(radix poin
	S		_
•			

 $X = -1 \times S + \sum_{i=1}^{14} X[i]2^{i-15}$

Product=P[31:0] is left—shifted one bit and sign—extended to: P[39:0]=P[30]⁸ || P[30:0] || 0 for accumulation

P= S 29 28 27 --- zero
$$P = -1xS + \sum_{0}^{29} P[i]2^{i-30}$$

(radix point and product left shifted by one)

OVERFLOW PROTECTION: GUARD BITS AND SATURATION

- THE LX5280 ACCUMULATOR IMPLEMENTS EIGHT (8) GUARD BITS TO PROTECT AGAINST OVERFLOW. THE ALTERNATIVES OF (i) PRODUCT SCALING OR (ii) INPUT SCALING BY RIGHT SHIFTING, CAUSE LOSS OF PRECI-
- WRAP-AROUND ON UNDERFLOW OR OVERFLOW OF THE 40-BIT FORMAT (OR 32-BITS IF THAT MODE IS SELECTED • OPTIONAL SATURATION (MADDA2.S, MSUBA2.S, SUBMA.S) CAN BE USED TO AVOID IN THE MMD REGISTER)

IF (RESULT>0 1 1 1 1...1) RESULT=0 1 1 1 1...1

IF (RESULT<1 0 0 0 0...0) RESULT=1 0 0 0 0...0

• IN 32-BIT SATURATE MODE, THE MAC IMPLEMENTS A FULL 40-BIT SATURATION DETECTOR. THIS ALLOWS FOR THE CASE WHERE THE ACCUMULATOR HOLDS A VALUE GREATER THAN THE MAXIMUM 32-BIT SATURATED VALUE PRIOR TO THE ADDITION (OR SUBTRACTION) WITH SATURATION.

FIG. 7B

MAC OUTPUT CONTROL: ROUNDING AND SCALING

• FOR OUTPUT STORAGE, THE 40-BIT ACCUMULATORS MUST BE CONVERTED TO 16-BIT OR 32-BIT FORMAT.

SCALING

SINGLE ACCUMULATOR:

DUAL ACCUMULATORS (SELECT HIGH HALF OF EACH, USEFUL FOR FRACTIONAL ARITHMETIC RESULTS):

RES[31:0]
$$\rightarrow$$
 mTh [31 + n:16 + n] || mTl [31 + n:16 + n][n=0-8]

• TO AVOID THE BIAS INTRODUCED BY TRUNCATION, THE ACCUMULATOR CAN BE ROUNDED PRIOR TO OUTPUT SCALING (USEFUL FOR FRACTIONAL ARITHMETIC RESULTS).

[n=0-8]

⇒ THE ROUNDING MODE IS SELECTABLE IN THE MMD REGISTER


BIT POSITION 16+n of each accumulator in the pair is the least significant bit of precision after rounding

FIG.7C



MAC RADIAX INSTRUCTION SUMMARY

INCTRUCTION	CYNTAY AND DECODIDION
INSTRUCTION	SYNTAX AND DESCRIPTION
DUAL MOVE TO ACCUMULATOR	MTA2 [.G] rs, {md, mdh, mdh} IF MTA2, AND mdh(mdl) IS SELECTED, SIGN-EXTEND THE CONTENTS OF GENERAL REGISTER rs to 40-bits and move to accumulator register mdh(mdl). If MTA2, and md is selected, update both mdh and mdl with 40-bit, sign-extended contents of the same rs. If MTA2.G is selected, the accumulator register bits [39:32] are updated with rs [31:24]; bits [31:00] of the accumulator are unchanged. (The .G option is used to restore the upper-bits of the accumulator from the general register file; typically, following an exception.)
MOVE FROM ACCUMULATOR	MFA rD, {mTh, mTV} [,n] MOVE THE CONTENTS OF ACCUMULATOR REGISTER mTh OR ACCUMULATOR REGISTER mTV TO REGISTER rD WITH OPTIONAL RIGHT SHIFT. BITS [31+n:n] FROM THE ACCUMULATOR REGIS— TER ARE TRANSFERRED TO rD[31:00]. THE RANGE n=0-8 IS PERMITTED FOR THE OUTPUT ALIGNMENT SHIFT AMOUNT. IN THE CASE OF n=0, THE FIELD MAY BE OMITTED.
DUAL MOVE FROM ACCUMULATOR	MFA2 rD, mT [,n] MOVE THE CONTENTS OF THE UPPER HALVES OF ACCUMULATOR REGISTER PAIR mT TO REGIS— TER rD WITH OPTIONAL RIGHT SHIFT. THE rD[31:16] ARE TAKEN FROM mTH AND rD[15:00] FROM THE CORRESPONDING mTl. mTh[31+n: 16+n] mTl[31+n: 16+n] FROM THE ACCUMULATOR REGISTER PAIR ARE TRANSFERRED TO rD[31:00]. THE RANGE n=0 -8 IS PERMITTED FOR THE OUTPUT ALIGNMENT SHIFT AMOUNT. IN THE CASE OF n=0, THE FIELD MAY BE OMITTED.
DIVIDE	DIVA mD, rS, rT THE CONTENTS OF REGISTER rS IS DIVIDED BY rT, TREATING THE OPERANDS AS SIGNED 2's COMPLEMENT VALUES. THE REMAINDER IS SIGN—EXTENDED TO 40—BITS AND STORED IN mDh and the quotient is sign—extended to 40—bits and stored in mDl. m0h[31:00] IS ALSO CALLED HI. m0l[31:00] IS ALSO CALLED LO.
DIVIDE UNSIGNED	DNAU mD, rS, rT
	THE CONTENTS OF REGISTER IS DIVIDED BY IT, TREATING THE OPERANDS AS UNSIGNED VALUES. THE REMAINDER IS ZERO-EXTENDED TO 40-BITS AND STORED IN mDh AND THE QUOTIENT IS ZERO-EXTENDED TO 40-BITS AND STORED IN mDl. m0h[31:00] IS ALSO CALLED HI. m0l[31:00] IS ALSO CALLED LO.
MULTIPLY (32-BIT)	MULTA mD, rS, rT THE CONTENTS OF REGISTER rS IS MULTIPLIED BY rT, TREATING THE OPERANDS AS SIGNED 2's COMPLEMENT VALUES. THE UPPER 32-BITS OF THE 64-BIT PRODUCT IS SIGN- EXTENDED TO 40-BITS AND STORED IN mDh AND THE LOWER 32-BITS IS ZERO-EXTENDED TO 40-BITS AND STORED IN THE CORRESPONDING mDI. mOh[31:00] IS ALSO CALLED HI. m0l[31:00] IS ALSO CALLED LO. IF MMD[MT] IS 1, THEN THE PARTIAL PRODUCT rS[15:00] x rT[15:00] IS NOT INCLUDED IN THE TOTAL PRODUCT. IF MMD[MF] IS 1, THEN THE PRODUCT IS LEFT SHIFTED BY ONE BIT, AND FURTHERMORE, IF BOTH OPERANDS ARE -1 THEN THE PRODUCT IS SET TO POSITIVE SIGNED, ALL ONES FRACTION, PRIOR TO THE SHIFT. IF BOTH MMD[MT]AND MMD[MF] ARE 1, THE RESULT IS UNDEFINED.



INSTRUCTION	SYNTAX AND DESCRIPTION
MULTIPLY UNSIGNED (32-BIT)	MULTAU mD, rS, rT THE CONTENTS OF REGISTER rS IS MULTIPLIED BY rT, TREATING THE OPERANDS AS UNSIGNED VALUES. THE UPPER 32-BITS OF THE 64-BIT PRODUCT IS ZERO-EXTENDED TO 40- BITS AND STORED IN mDh AND THE LOWER 32-BITS IS ZERO-EXTENDED TO 40-BITS AND STORED IN THE CORRESPONDING mDi. m0h[31:00] IS ALSO CALLED HI. m0l[31:00] IS ALSO CALLED LO. IF MMD[MT] IS 1, THEN THE PARTIAL PRODUCT rS[15:00] x rT[15:00] IS NOT INCLUDED IN THE TOTAL PRODUCT. IF MMD[MF] IS 1, THEN THE RESULT IS UNDEFINED.
DUAL MULTIPLY (16-BIT)	MULTA2 {md, mdh, mdh}, rs, rt The contents of register rs is multiplied by rt, treating the operands as signed 2's complement values. If the destination register is mdh, rs[31:16] is multi— Plied by rt[31:16] and the product is sign—extended to 40—bits and stored in mdh. If the destination register is mdl, rs[15:00] is multiplied by rt[15:00] and the product is sign—extended to 40—bits and stored in mdl. If the destination is md, both operations are performed and the two products are stored in the accumulator register pair md. If mmd[mf] is 1, then each product is left shifted by one bit, and furthermore, for each multiply, if both operands are —1 then the product is set to positive signed, all ones fraction.
DUAL MULTIPLY AND NEGATE (16-BIT)	MULNA2 {md, mdh, mdb}, rs, rt The contents of register rs is multiplied by rt, treating the operands as signed 2's complement values. If the destination register is mdh, rs[31:16] is multiplied by rt[31:16] and the product is sign-extended to 40-bits, negated (i.e. subtracted from zero) and store in mdh. If the destination register is mdl, rs[15:00] is multiplied by rt[15:00] and the product is sign-extended to 40-bits, negated (i.e. subtracted from zero) and stored in mdl. If the destination is md, both operations are performed and the two products are stored in the accumulator register pair md. If mmd[mf] is 1, then each product is left shifted by one bit prior to sign-extension and negation, and furthermore, for each multiply, if both operands are -1 then the product is set to positive signed, all ones fraction prior to sign-extension and negation.
COMPLEX MULTIPLY,	CMULTA mD, rS, rT rS[31:16] IS INTERPRETED AS THE REAL PART OF A COMPLEX NUMBER. rS[15:00] IS INTER- PRETED AS THE IMAGINARY PART OF THE SAME COMPLEX NUMBER. SIMILARLY FOR THE CONTENTS OF GENERAL REGISTER rT. AS THE RESULT OF CMULTA, mDh IS UPDATED WITH THE REAL PART OF THE PRODUCT, SIGN-EXTENDED TO 40-BITS AND mDl IS UPDATED WITH THE IMAGINARY PART OF THE PRODUCT, SIGN-EXTENDED TO 40-BITS. IF MMD[MF] IS 1, THEN EACH PRODUCT IS LEFT SHIFTED BY ONE BIT, AND FURTHERMORE, FOR EACH MULTIPLY, IF BOTH OPERANDS ARE -1 THEN THE PRODUCT IS SET TO POSITIVE SIGNED, ALL ONES FRAC- TION, PRIOR TO THE ADDITION OF TERMS.

INSTRUCTION	SYNTAX AND DESCRIPTION
32-BIT MULTIPLY-ADD WITH 72-BIT ACCUMU- LATE	MADDA mD, rS, rT THE CONTENTS OF REGISTER rS IS MULTIPLIED BY rT TREATING THE OPERANDS AS SIGNED 2'S COMPLEMENT VALUES. IF MMD[MT] IS 1, THEN THE PARTIAL PRODUCT rS[15:00] x rT[15:00] IS NOT INCLUDED IN THE TOTAL PRODUCT. IF MMD[MF] IS 1, THEN THE PRODUCT IS LEFT SHIFTED BY ONE BIT, AND FURTHERMORE, IF BOTH OPERANDS ARE—1 THEN THE PRODUCT IS SET TO A POSITIVE SIGNED, ALL ONES FRACTION. IF BOTH MMD[MT] AND MMD[MF] ARE 1, THEN THE RESULT OF THE MULTIPLY IS UNDEFINED. THE 64—BIT PRODUCT IS SIGN—EXTENDED TO 72—BITS AND ADDED TO THE CONCATENATION mDh[39:0] mDl[31:0], IGNORING mDl[39:32]. THE LOWER 32 BITS OF THE RESULT ARE ZERO—EXTENDED TO 40—BITS AND STORED INTO mDl. THE UPPER 40—BITS OF THE
32-BIT UNSIGNED MUL- TIPLY-ADD WITH 72-BIT ACCUMULATE	RESULT ARE STORED INTO mDh. MADDAU mD, rS, rT THE CONTENTS OF REGISTER rS IS MULTIPLIED BY rT TREATING THE OPERANDS AS UNSIGNED VALUES. IF MMD[MT] IS 1, THEN THE PARTIAL PRODUCT rS[15:00] x rT[15:00] IS NOT INCLUDED IN THE TOTAL PRODUCT. IF MMD[MF] IS 1, THEN THE RESULT OF THE MULTIPLY IS UNDEFINED. THE 64-BIT PRODUCT IS ZERO-EXTENDED TO 72-BITS AND ADDED TO THE CONCATENATION mDh[39:0] mDl[31:0], IGNORING mDl[39:32]. THE LOWER 32 BITS OF THE RESULT ARE ZERO-EXTENDED TO 40-BITS AND STORED INTO mDl. THE UPPER 40-BITS OF THE RESULT ARE STORED INTO mDh.
DUAL MULTIPLY—ADD, OPTIONAL SATURATION	MADDA2[.S] {md, mdh, mdb}, rs, rt The contents of register rs is multiplied by rt and added to an accumulator reg- ISTER, treating the operands as signed 2's complement values. If the destination Register is mdh, rs[31:16] is multiplied by rt[31:16] then sign-extended and Added to mdh[39:00]. If the destination register is mdl, rs[15:00] is multiplied by rt[15:00] then sign-extended and added to mdl[39:00]. If the destination is md, both operations are performed and the two results are stored in the accu- Mulator register pair md. If madda2.s the result of each addition is saturated before storage in the accumulator register. The multiplies are subject to MMD[MF] as in multa2. The saturation point is selected as either 40 or 32 Bits by MMD[MS].
32-BIT MULTIPLY-SUB- TRACT WITH 72-BIT ACCUMULATE	MSUBA mD, rS, rT THE CONTENTS OF REGISTER rS IS MULTIPLIED BY rT TREATING THE OPERANDS AS SIGNED 2'S COMPLEMENT VALUES. IF MMD[MT] IS 1, THEN THE PARTIAL PRODUCT rS[15:00] x rT[15:00] IS NOT INCLUDED IN THE TOTAL PRODUCT. IF MMD[MF] IS 1, THEN THE PRODUCT IS LEFT SHIFTED BY ONE BIT, AND FURTHERMORE, IF BOTH OPERANDS ARE -1 THEN THE PRODUCT IS SET TO A POSITIVE SIGNED, ALL ONES FRACTION. IF BOTH MMD[MT] AND MMD[MF] ARE 1, THEN THE RESULT OF THE MULTIPLY IS UNDEFINED. THE 64-BIT PRODUCT IS SIGN-EXTENDED TO 72-BITS AND SUBTRACTED FROM THE CONCATE-NATION mDh[39:0] mDl[31:0], IGNORING mDl[39:32]. THE LOWER 32 BITS OF THE RESULT ARE ZERO-EXTENDED TO 40-BITS AND STORED INTO mDl. THE UPPER 40-BITS OF THE RESULT ARE STORED INTO mDh.

INSTRUCTION	SYNTAX AND DESCRIPTION
32-BIT UNSIGNED MUL- TIPLY-SUBTRACT WITH 72-BIT ACCUMULATE	MSUBAU MD, rS, rT THE CONTENTS OF REGISTER rS IS MULTIPLIED BY rT TREATING THE OPERANDS AS UNSIGNED VALUES. IF MMD[MT] IS 1, THEN THE PARTIAL PRODUCT rS[15:00] x rT[15:00] IS NOT INCLUDED IN THE TOTAL PRODUCT. IF MMD[MF] IS 1, THEN THE RESULT OF THE MULTIPLY IS UNDEFINED. THE 64-BIT PRODUCT IS ZERO-EXTENDED TO 72-BITS AND SUBTRACTED FROM THE CONCATE-NATION mDh[39:0] mDl[31:0], IGNORING mDl[39:32]. THE LOWER 32 BITS OF THE RESULT ARE ZERO-EXTENDED TO 40-BITS AND STORED INTO mDl. THE UPPER 40-BITS OF THE RESULT ARE STORED INTO mDh.
DUAL MULTIPLY-SUB, OPTIONAL SATURATION	MSUBA2[.S] {md, mdh, mdi}, rs, rt The contents of register rs is multiplied by rt and subtracted from an accumu— Lator register, treating the operands as signed 2's complement values. If the des— Tination register is mdh, rs[31:16] is multiplied by rt[31:16] then sign— Extended and subtracted from mdh[39:00]. If the destination register is mdl, rs[15:00] is multiplied by rt[15:00] then sign—extended and subtracted from mdl[39:00]. If the destination is md, both operations are performed and both results are stored in the accumulator register pair md. If msuba2.s the result of each subtraction is saturated before storage in the accumulator register.
ADD ACCUMULATORS	ADDMA[.S] $mD\{h,l\}$, $mT\{h,l\}$ The contents of accumulator mth or mti is added to the contents of accumulator msh or msl, treating both registers as signed 40-bit values. mdh or mdl is updated with the result. If addma.s, the result is saturated before storage. The saturation point is selected as either 40 or 32 bits by MMD[Ms].
SUBTRACT ACCUMULATORS	SUBMA[.S] mD{h,l}, mS{h,l}, mT{h,l} THE CONTENTS OF ACCUMULATOR mTh OR mTl IS SUBTRACTED FROM THE CONTENTS OF ACCUMULATOR mSh OR mSl, TREATING BOTH REGISTERS AS SIGNED 40-BIT VALUES. mDh OR mDl IS UPDATED WITH THE RESULT. IF SUBMA.S, THE RESULT IS SATURATED BEFORE STORAGE. THE SATURATION POINT IS SELECTED AS EITHER 40 OR 32 BITS BY MMD[MS].
DUAL ROUND	RNDA2 $\{mT, mTh, mT9\}$ $[n]$ The accumulator register mth or mt $\{i\}$ is rounded, then updated. If mt, the accumulator register pair mth/mt $\{i\}$ are each rounded, then updated. The rounding mode is selected in MMD field "rnd". The least significant bit of precision in the accumulator register after rounding is: 16+n. bits [15+n:00] are zeroed. The range n=0-8 is permitted for the output alignment shift amount. In the case of n=0, the field may be omitted.

NOMENCLATURE:

rS, rT = r0-r31

 $\begin{array}{lll} mD &=& mDh \parallel mD\ell; \ ALSO \ FOR \ mT \\ mDh &=& m0h-m3h; \ ALSO \ FOR \ mSh, \ mTh \\ mD\ell &=& m0\ell-m3\ell; \ ALSO \ FOR \ mSh, \ mTh \\ HI &=& m0h[31:00] \end{array}$


LO = m01[31:00]


FIG.8D



ASSIGNMENT OF INSTRUCTIONS OF PIPE A, PIPE B

*	ASSISTMENT OF MASTING	CHORS OF THE A, THE B
`	Pipe A	Pipe B
	THE LOAD/STORE PIPE	THE MAC PIPE
MIPS 32-BIT GENERAL INSTRUCTIONS	MIPS 32-BIT GENERAL INSTRUCTIONS EXCEPT: CE1 CUSTOM ENGINE OPCODES, MULT(U), DIV(U), MFHI, MFLO, MTHI, MTLO, MAD(U), MSUB(U)	MULT(U), DIV(U), MFHI, MFLO, MTHI, MTLO, MAD(U), MSUB(U) CE1 CUSTOM ENGINE OPCODES, MIPS 32-BIT ALU INSTRUCTIONS NOTE: NO LOAD OR STORE INSTRUCTIONS
MIPS 32-BIT CONTROL INSTRUCTIONS	J, JAL, JR, JALR, JALX SYSCALL, BREAK, ALL BRANCH INSTRUCTIONS, ALL COPz, SWCz, LWCz	
MIPS16 INSTRUCTIONS (NO DOUBLEWORD INSTRUCTIONS)	ALL MIPS16 INSTRUCTIONS EXCEPT: MULT(U), DIV(U), MFHI, MFLO	MULT(U), DIV(U), MFHI, MFLO
EJTAG INSTRUCTIONS	DERET, SDBBP (INCLUDING MIPS16 SDBBP)	
LEXRA CONTROL INSTRUCTIONS	MTRU, MFRU, MTRK, MFRK, MTLXCO,MFLXCO	
LEXRA VECTOR ADDRESSING	LT, ST, LTP, LWP, LHP(U), LBP(U), STP, SWP, SHP, SBP	
LEXRA MAC INSTRUCTIONS		MTA2, MFA, MFA2, MULTA, MULTA2, MULNA2, CMULTA, MADDA, MSUBA, ADDMA, SUBMA, DIVA, RNDA2
LEXRA EXTENSIONS TO MIPS ALU INSTRUCTIONS	SLLV2, SRLV2, SRAV2 ADDR, ADDR2, SUBR, SUBR2, SLTR2	SLLV2, SRLV2, SRAV2, ADDR, ADDR2, SUBR, SUBR2, SLTR2
NEW LEXRA ALU OPERATIONS	MIN, MIN2, MAX, MAX2, ABSR, ABS2, CLS, MUX2, BITREV, CMVEQZ, CMVNEZ	MIN, MIN2, MAX, MAX2, ABSR, ABS2, CLS, MUX2, BITREV, CMVEQZ, CMVNEZ





VECTOR ADDRESSING INSTRUCTION SUMMARY

	VECTOR ADDICESSING INSTRUCTION SUMMARY
INSTRUCTION	SYNTAX AND DESCRIPTION
LOAD TWINWORD	THE DISPLACEMENT, IN BYTES, IS A SIGNED 14-BIT QUANTITY THAT MUST BE DIVISIBLE BY 8 (SINCE IT OCCUPIES ONLY 11 BITS OF THE INSTRUCTION WORD). SIGN-EXTEND THE DISPLACEMENT TO 32-BITS AND ADD TO THE CONTENTS OF REGISTER BASE TO FORM THE ADDRESS TEMP. LOAD CONTENTS OF WORD ADDRESSED BY TEMP INTO REGISTER IT (WHICH MUST BE AN EVEN REGISTER). LOAD CONTENTS OF WORD ADDRESSED BY TEMP+4 INTO REGISTER IT+1.
STORE TWINWORD	THE DISPLACEMENT, IN BYTES, IS A SIGNED 14-BIT QUANTITY THAT MUST BE DIVISIBLE BY 8 (SINCE IT OCCUPIES ONLY 11 BITS OF THE INSTRUCTION WORD). SIGN-EXTEND THE DISPLACEMENT TO 32-BITS AND ADD TO THE CONTENTS OF REGISTER BASE TO FORM THE ADDRESS TEMP. STORE CONTENTS OF REGISTER rT (WHICH MUST BE AN EVEN REGISTER) INTO WORD ADDRESSED BY TEMP. STORE CONTENTS OF REGISTER rT+1 INTO WORD ADDRESSED BY TEMP+4.
LOAD TWINWORD, POINTER INCREMENT, OPTIONAL CIRCULAR BUFFER	LTP[.Cn] rt, (Pointer)Stride LET TEMP = CONTENTS OF REGISTER POINTER. LOAD CONTENTS OF WORD ADDRESSED BY TEMP INTO REGISTER rt (WHICH MUST BE AN EVEN REGISTER). LOAD CONTENTS OF WORD ADDRESSED BY TEMP+4 INTO REGISTER rt+1. THE STRIDE, IN BYTES, IS A SIGNED 11-BIT QUANTITY THAT MUST BE DIVISIBLE BY 8 (SINCE IT OCCUPIES ONLY 8 BITS OF THE INSTRUC- TION WORD). SIGN-EXTEND THE STRIDE TO 32-BITS AND ADD TO CONTENTS OF REGISTER POINTER TO FORM NEXT ADDRESS. UPDATE POINTER WITH THE CALCULATED NEXT ADDRESS. ".Cn" SELECTS CIRCULAR BUFFER n=0-2. SEE NOTE 2.
LOAD WORD, POINTER INCREMENT, OPTIONAL CIRCULAR BUFFER	LWP[.Cn] rt, (Pointer)Stride Load contents of word addressed by register pointer into register rt. The stride, in bytes, is a signed 10-bit quantity that must be divisible by 4 (since it occu- pies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register pointer to form next address. Update pointer with the calculated next address. ".cn" selects circular buffer n=0-2. See note 2.
LOAD HALFWORD, POINTER INCREMENT, OPTIONAL CIRCULAR BUFFER	LHP[.Cn] rt, (Pointer)Stride Load contents of Sign-extended Halfword addressed by register Pointer into Reg- ISTER rt. The Stride, in Bytes, is a signed 9-bit quantity that must be divisible by 2 (Since it occupies only 8 bits of the instruction word). Sign-extend the stride To 32-bits and add to contents of register Pointer to Form Next address. Update Pointer With the Calculated Next address. ".Cn" selects circular buffer n=0-2. See Note 2.
LOAD HALFWORD UNSIGNED, POINTER INCREMENT, OPTIONAL CIRCULAR BUFFER	LHPU[.Cn] rt, (POINTER)STRIDE LOAD CONTENTS OF ZERO-EXTENDED HALFWORD ADDRESSED BY REGISTER POINTER INTO REGISTER rt. The Stride, in Bytes, is a signed 9-bit quantity that must be divisible BY 2 (SINCE IT OCCUPIES ONLY 8 BITS OF THE INSTRUCTION WORD). SIGN-EXTEND THE STRIDE TO 32-BITS AND ADD TO CONTENTS OF REGISTER POINTER TO FORM NEXT ADDRESS. UPDATE POINTER WITH THE CALCULATED NEXT ADDRESS. ".Cn" SELECTS CIRCULAR BUFFER n =0-2. SEE NOTE 2.

VECTOR ADDRESSING INSTRUCTION SUMMARY

IN OTTO LOTTO L	VECTOR ADDRESSING INSTRUCTION SUMMERT
INSTRUCTION	SYNTAX AND DESCRIPTION
LOAD BYTE, POINTER INCREMENT, OPTIONAL CIRCULAR BUFFER	LBP[.Cn] rt, (Pointer)Stride LOAD Contents of Sign-extended byte addressed by register Pointer into register rt. The Stride, in bytes, is a signed 8-bit quantity. Sign-extend the stride to 32- Bits and add to contents of register Pointer to form Next Address. Update Pointer With the Calculated Next Address. ".Cn" selects circular buffer n=0-2. See NOTE 2.
LOAD BYTE UNSIGNED, POINTER INCREMENT, OPTIONAL CIRCULAR BUFFER	LBPU[.Cn] rt, (POINTER)STRIDE LOAD CONTENTS OF ZERO-EXTENDED BYTE ADDRESSED BY REGISTER POINTER INTO REGISTER rt. The stride, in bytes, is a signed 8-bit quantity. Sign-extend the stride to 32- bits and add to contents to register Pointer to form Next Address. Update Pointer With the Calculated Next Address. ".Cn" selects circular buffer n=0-2. See NOTE 2.
STORE TWINWORD, POINTER INCREMENT, OPTIONAL CIRCULAR BUFFER	STP[.Cn] rt, (Pointer)Stride Let temp=contents of register pointer. Store contents of register rt (Which must be an even register) into word addressed by temp. Store contents of register rt+1 into word addressed by temp+4. The stride, in bytes, is a signed 11-bit quantity that must be divisible by 8 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register pointer to form next address. Update pointer with the calculated next address. ".cn" selects circular buffer n=0-2. See note 2.
STORE WORD, POINTER INCREMENT, OPTIONAL CIRCULAR BUFFER	SWP[.Cn] rt, (Pointer)Stride Store contents of register rt into word addressed by register Pointer. The Stride, In Bytes, is a signed 10-bit quantity that must be divisible by 4 (since it occu- Pies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and ADD to contents of register Pointer to form next address. Update Pointer with The Calculated Next address. ".Cn" selects circular buffer n=0-2. See Note 2.
STORE HALFWORD, POINTER INCREMENT OPTIONAL CIRCULAR BUFFER	SHP[.Cn] rt, (Pointer)Stride Store contents of register rt[15:00] into 16-bit halfword addressed by register Pointer. The Stride, in Bytes, is a signed 9-bit quantity that must be divisible by 2 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register Pointer to form next address. Update Pointer with the calculated next address. ".cn" selects circular buffer n=0-2. See note 2.
STORE BYTE, POINTER INCREMENT, OPTIONAL CIRCULAR BUFFER	SBP[.Cn] rt, (Pointer)Stride Store contents of register rt[07:00] into byte addressed by register pointer. The stride, in bytes, is a signed 8-bit quantity. Sign-extend the stride to 32-bits and add to contents of register pointer to form next address. Update pointer with the calculated next address. ".cn" selects circular buffer n=0-2. See Note 2.
MOVE TO RADIAX, USER	MTRU rt, RADREG MOVE THE CONTENTS OF REGISTER rt to one of the USER RADIAX REGISTERS: cbs0-cbs2, cbe0-cbe2, mmd, lpc0, lpe0, lps0. This instruction has a single delay slot before the updated register takes effect.

INSTRUCTION	SYNTAX AND DESCRIPTION
MOVE FROM RADIAX, USER	MFRU rT, RADREG MOVE THE CONTENTS OF THE DESIGNATED USER RADIAX REGISTER (cbs0-cbs2, cbe0-cbe2, mmd, lpc0, lps0, lpe0) TO REGISTER rT.

NOMENCLATURE:

rT = rO-r31, AND MUST BE EVEN FOR LT, ST, LTP[.Cn], STP[.Cn]

BASE, POINTER = r0-r31

STRIDE = 8/9/10/11-BIT SIGNED VALUE (IN BYTES) FOR BYTE/HALFWORD/WORD/TWINWORD OPS.

DISPLACEMENT = 14-BIT SIGNED VALUE, IN BYTES

RADREG = cbs0-cbs2, cbe0-cbe2, mmd, lpc0, lps0, lpe0

NOTES:

1.FOR LTP[.Cn], LWP[.Cn], LHP(U)[.Cn], LBP(U)[.Cn], rT= POINTER IS UNSUPPORTED.

2.WHEN A CIRCULAR BUFFER IS SELECTED, THE UPDATE OF THE POINTER REGISTER IS PERFORMED ACCORDING TO THE FOLLOWING ALGORITHM, WHICH DEPENDS ON THE SIGN OF THE STRIDE AND THE GRANULARITY OF THE ACCESS. A STRIDE EXACTLY EQUAL TO 0 IS NOT SUPPORTED:

FOR LBP(U).Cn ADN SBP.Cn:

IF (STRIDE>0 && POINTER[2:0] == 111 && POINTER[31:3] == CBEn)

THEN POINTER<= CBSn[31:3] | 000

ELSE IF (STRIDE<0 && POINTER[2:0] == 000 && POINTER[31:3] == CBSn)

THEN POINTER<= CBEn[31:3] | 111

ELSE POINTER + STRIDE.

FOR LHP(U).Cn AND SHP.Cn

IF (STRIDE>0 && POINTER[2:0] == 11x && POINTER[31:3] == CBEn)

THEN POINTER<= CBSn[31:3] || 000

ELSE IF (STRIDE<0 && POINTER[2:0] == 00x && POINTER[31:3] == CBSn)

THEN POINTER<= CBEn[31:3] | 110

ELSE POINTER + STRIDE.

FOR LWP.Cn AND SWP.Cn

IF (STRIDE>0 && POINTER[2:0] == 1xx && POINTER[31:3] == CBEn)

THEN POINTER <= CBSn[31:3] | 000

ELSE IF (STRIDE<0 && POINTER[2:0] == 0xx && POINTER[31:3] == CBSn)

THEN POINTER<= CBEn[31:3] | 100

ELSE POINTER + STRIDE.

FOR LTP.Cn AND STP.Cn

IF (STRIDE>0 && POINTER[31:3] == CBEn)


THEN POINTER<= CBSn[31:3] | 000

ELSE IF (STRIDE<0 && POINTER[31:3] == CBSn)

THEN POINTER<= CBEn[31:3] || 000

ELSE POINTER + STRIDE.

FIG.11C



EXTENSIONS TO MIPS ALU OPERATIONS

	EXTENSIONS TO MILES ALLO OF EIGHTONS					
INSTRUCTION	SYNTAX AND DESCRIPTION					
DUAL SHIFT LEFT LOGICAL VARIABLE	SLLV2 rd, rt, rs The contents of rt[31:16] and the contents of rt[15:00] are independently shifted left by the number of bits specified by the low order four bits of the contents of general register rs, inserting zeros into the low order bits of rt[31:16] and rt[15:00]. For sllv2, the high and low results are concatenated and placed in register rd. (note that a [.s] option is not provided because this is a logical rather than arithmetic shift and thus the concept of arithmetic overflow is not relevant.)					
DUAL SHIFT RIGHT LOGICAL VARIABLE	SRLV2 rd, rt, rs The contents of rt[31:16] and the contents of rt[15:00] are independently shifted right by the number of bits specified by the low order four bits of the contents of general register rs, inserting zeros into the high order bits of rt[31:16] and rt[15:00]. The high and low results are concatenated and placed in register rd. (Note that a [.s] option is not provided because this is a logical rather than arithmetic shift and thus the concept of arithmetic overflow is not relevant.)					
DUAL SHIFT RIGHT ARITHMETIC VARIABLE	SRAV2 rd, rt, rs THE CONTENTS OF rT[31:16] AND THE CONTENTS OF rT[15:00] ARE INDEPENDENTLY SHIFTED RIGHT BY THE NUMBER OF BITS SPECIFIED BY THE LOW ORDER FOUR BITS OF THE CONTENTS OF GENERAL REGISTER rs, SIGN-extending the High order bits of rt[31:16] AND rt[15:00]. The Hight and Low results are concatenated and placed in register rd. (Note that a [.s] option is not provided because arithmetic overflow/under- FLOW is not possible.					
ADD, OPTIONAL SATURATION	ADDR[.S] rd, rs, rt 32-bit addition. Considering both quantities as signed 32-bit integers, add the contents of register rs to rt. for addr, the result is placed in register rd, ignoring any overflow or underflow. For addr.s, the result is saturated to 0 131 (if overflow) or 1 031 (if underflow) then placed in rd.addr[.s] will not cause an overflow trap.					
DUAL ADD, OPTIONAL SATURATION	ADDR2[.S] rd, rs, rt Dual 16-bit addition. Considering all quantities as signed 16-bit integers, add The contents of register rs[15:00] to rt[15:00] and, independently add the con- Tents of register rs[31:16] to rt[31:16]. For addr2, the high and low results Are concatenated and placed in register rd ignoring any overflow or underflow. For addr2.s, the two results are independently saturated to 0 115 (if over- Flow) or 1 015 (if underflow) then placed in rd.addr2[.s] will not cause an Overflow trap.					




INSTRUCTION	SYNTAX AND DESCRIPTION
SUBTRACT, OPTIONAL SATURATION	SUBR[.S] rD, rS, rT 32-BIT SUBTRACTION. CONSIDERING BOTH QUANTITIES AS SIGNED 32-BIT INTEGERS, SUB-TRACT THE CONTENTS OF REGISTER rT FROM THE CONTENTS OF REGISTER rS. FOR SUBR, THE RESULT IS PLACED IN REGISTER rD IGNORING ANY OVERFLOW OR UNDERFLOW. FOR SUBR.S, THE RESULT IS SATURATED TO 0 \parallel 1 ³¹ (IF OVERFLOW) OR 1 \parallel 0 ³¹ (IF UNDERFLOW) THEN PLACED IN rD SUBR[.S] WILL NOT CAUSE AN OVERFLOW TRAP.
DUAL SUBRACT, OPTIONAL SATURATION	SUBR2[.S] rd, rs, rt Dual 16-bit subtraction. Considering all quantities as signed 16-bit integers, subtract the contents of register rt[15:00] from rs[15:00] and , independently subtract the contents of register rt[31:16] from rs[31:16]. For subr2, the high and low results are concatenated and placed in register rd ignoring any overflow or underflow. For subr2.s, the two results are independently saturated to 0 115 (if overflow) or 1 015 (if underflow) then placed in rd. subr2[.s] will not cause an overflow trap.
DUAL SET ON LESS THAN	SLTR2 rD, rS, rT dual 16-bit comparison. Considering both quantities as signed 16-bit integers, if rs[15:00] is less than rt[15:00] to $0^{15} \parallel$ 1, else to zero. Independently, considering both quantities as signed 16-bit integers, if rs[31:16] is less than rt[31:16] then set rd[31:16] to $0^{15} \parallel$ 1, else to zero.

NOMENCLATURE:


rD = r0-r31 rS = r0-r31 rT = r0-r31

FIG.12B



ALU OPERATIONS

ALU UFERMIUNS					
INSTRUCTION	SYNTAX AND DESCRIPTION				
MINIMUM	MIN rD, rS, rT THE CONTENTS OF THE GENERAL REGISTER rT ARE COMPARED WITH rS CONSIDERING BOTH QUANTITIES AS SIGNED 32-BIT INTEGERS. IF rS <rt if,="" into="" is="" or="" placed="" rd.="" rs="">rT,rT IS PLACED INTO rD.</rt>				
DUAL MINIMUM	MIN2 rD, rS, rT THE CONTENTS OF rT[31:16] ARE COMPARED WITH rS[31:16] CONSIDERING BOTH QUAN— TITIES AS SIGNED 16—BIT INTEGERS. IF rS[31:16] rT[31:16], rS[31:16] IS PLACED INTO rD[31:16]. IF, rS[31:16]>rT[31:16], rT[31:16] IS PLACED INTO rD[31:16]. A SIMILAR, INDEPENDENT OPERATION IS PER— FORMED ON rT[15:00] AND rS[15:00] TO DETERMINE rD[15:00].				
MAXIMUM	MAX rD, rS, rT THE CONTENTS OF THE GENERAL REGISTER rT ARE COMPARED WITH rS CONSIDERING BOTH QUANTITIES AS SIGNED 32-BIT INTEGERS. IF rS>rT OR rS=rT, rS IS PLACED INTO rD. IF, rS <rt, into="" is="" placed="" rd.<="" rt="" td=""></rt,>				
DUAL MAXIMUM	MAX2 rD, rS, rT THE CONTENTS OF rT[31:16] ARE COMPARED WITH rS[31:16] CONSIDERING BOTH QUAN— TITIES AS SIGNED 16—BIT INTEGERS. IF rS[31:16]>rT[31:16] OR rS[31:16]= rT[31:16], rS[31:16] IS PLACED INTO rD[31:16]. IF, rS[31:16] <rt[31:16], a="" and="" determine="" formed="" independent="" into="" is="" on="" operation="" per—="" placed="" rd[15:00].<="" rd[31:16].="" rs[15:00]="" rt[15:00]="" rt[31:16]="" similar,="" td="" to=""></rt[31:16],>				
ABSOLUTE, OPTIONAL SATURATION	ABSR[.S] rD, rT CONSIDERING rT AS A SIGNED 32-BIT INTEGER, IF rT>0, rT IS PLACED INTO rD. IF rT<0, rT IS PLACED INTO rD. IF ABSR.S AND rT=1 \parallel 0 ³¹ (THE SMALLEST NEGATIVE NUM-BER) THEN 0 \parallel 1 ³¹ (THE LARGEST POSITIVE NUMBER) IS PLACED INTO rD; OTHERWISE, IF ABSR AND rT=1 \parallel 0 ³¹ , rT IS PLACED INTO rD.				
DUAL ABSOLUTE, OPTIONAL SATURATION	ABSR2[.S] rD, rT ABS[.S] OPERATIONS ARE PERFORMED INDEPENDENTLY ON rT[31:16] AND rT[15:00], CONSIDERING EACH TO BE 16-BIT SIGNED INTEGERS. rD IS UPDATED WITH THE ABSOLUTE VALUE OF rT[31:16] CONCATENATED WITH THE ABSOLUTE VALUE OF rT[15:00].				
DUAL MUX	MUX2{[.HH],[.HL],[.LH]} rD, rS, rT rD[31:16] IS UPDATED WITH rS[31:16] FOR MUX2.HH OR MUX2.HL rD[31:16] IS UPDATED WITH rS[15:00] FOR MUX2.LH OR MUX2.LL rD[15:00] IS UPDATED WITH rT[31:16] FOR MUX2.HH OR MUX2.LH rD[15:00] IS UPDATED WITH rT[15:00] FOR MUX2.HL OR MUX2.LL				
COUNT LEADING SIGN BITS	CLS rD, rT THE BINARY-ENCODED NUMBER OF REDUNDANT SIGN BITS OF GENERAL REGISTER rT IS PLACED INTO rD. IF rT[31:30]=10 OR 01, rD IS UPDATED WITH 0. IF rT=0, OR IF rT = 1^{32} , rD IS UPDATED WITH 0^{27} 1^5 (DECIMAL 31).				




ALU OPERATIONS

INSTRUCTION	SYNTAX AND DESCRIPTION
BIT REVERSE	BITREV rD, rT, rS A BIT-REVERSAL OF THE CONTENTS OF GENERAL REGISTER rT IS PERFORMED. THE RESULT IS THEN SHIFTED RIGHT LOGICALLY BY THE AMOUNT SPECIFIED IN THE LOWER 5-BITS OF THE CONTENTS OF GENERAL REGISTER rS, THEN STORED IN rD.

NOMENCLATURE:

rD = r0-r31 rS = r0-r31rT = r0-r31

FIG.13B



CONDITIONAL OPERATIONS

INSTRUCTION	SYNTAX AND DESCRIPTION
CONDITIONAL MOVE ON EQUAL ZERO	CMVEQZ[.H] [.L] rd, rs, rt Full 32-bit If the general register rt is equal to 0, the general register rd is updated with rs; otherwise rd is unchanged. For[.H] if rt[31:16] is equal to 0, the full 32-bit general register rd[31:00] is updated with rs; otherwise rd is unchanged. For [.L] if rt[15:00] is equal to 0, the full 32-bit general register rd[31:00] is updated with rs; otherwise rd is unchanged.
CONDITIONAL MOVE ON NOT EQUAL ZERO	CMVNEZ[.H] [.L] rD, rS, rT IF THE GENERAL REGISTER rT IS NOT EQUAL TO 0, THE GENERAL REGISTER rD IS UPDATED WITH rS; OTHERWISE rD IS UNCHANGED. FOR [.H] IF rT[31:16] IS NOT EQUAL TO 0, THE FULL 32-BIT GENERAL REGISTER rD[31:00] IS UPDATED WITH rS; OTHERWISE rD IS UNCHANGED. FOR [.L] IF rT[15:00] IS NOT EQUAL TO 0, THE FULL 32-BIT GENERAL REGISTER rD[31:00] IS UPDATED WITH rS; OTHERWISE rD IS UNCHANGED.

NOMENCLATURE:

rD = r0-r31rS = r0-r31

rT = r0-r31

USAGE NOTE:

WHEN COMBINED WITH THE SLT OR SLTR2 INSTRUCTIONS, THE CONDITIONAL MOVE INSTRUCTIONS CAN BE USED TO CONSTRUCT A COMPLETE SET OF CONDITIONAL MOVE MACRO-OPERATIONS. FOR EXAMPLE:

if(r3<r4) r1<--r2

CMVLT r1,r2,r3,r4 ===> SLT AT,r3,r4

CMVNEZ r1,r2,AT

if(r3>=r4)r1<--r2

CMVGE r1,r2,r3,r4 ===> SLT AT,r3,r4

CMVEQZ r1,r2,AT

if(r3<=r4)r1<-r2

CMVLE r1,r2,r3,r4 ===> SLT AT,r4,r3

CMVEQZ r1,r2,AT


f(r3>r4) r1<--r2

 $\begin{array}{cccc} \text{CMVGT r1,r2,r3,r4} & ===> & \text{SLT} & \text{AT,r4,r3} \\ & & \text{CMVNEZ r1,r2,AT} \end{array}$

	1500										
	MFA	1		ı	t				ı		1
CTIONS	MADDA2[.S], MSUBA2[.S], ADDMA[.S], SUBMA[.S], MULTA2, MULNA2, RNDA2, MTA2	ı		ı	1				1		25
AC INSTRU	CMULTA DIVA(U)	(161)		190	(191)				(19S)	(19T)	195
I DUAL M		10		(11)	10				S	=	35
CYCLES REQUIRED BETWEEN DUAL MAC INSTRUCTIONS	MULTA(U) MADDA(U), MSUBA(U)	10		(4T)	40				₽		S9 S5 5S 6S
REQUIR	ra(u)	01		(31)	30				33		≖ SS
SE	MUL	_		()	()		9	SZ	21	L0 4S	
X	1st OP 2nd OP	MULTA(U),	MADDA(U),MSUBA(U)	DIVA(U)	CMULTA,	MSUBAZ[.S],	MULTAZ,MULNAZ, MTAZ	ADDMA[.S],	SUBMA[.S],	RNDA2	MFA

LO/HI INDICATE THAT FOR THE 72-BIT RESULT OF A 32x32 MULT OR MADDA, THE LO 32-BITS (m01, m11, ETC.) ARE AVAILABLE ONE CYCLE EARLIER. xt indicates delay only if (any) 2nd op target is the same as (any) 1st op target (preserve write after write order). Tems in parenthesis are unlikely to occur in any useful program, which would probably have an intervening mfa. xS INDICATES DELAY ONLY IF (ANY) 2nd OP SOURCE IS THE SAME AS (ANY) 1st OP TARGET (PRODUCER—CONSUMER DEPENDENCY) DELAY OF "x" CYCLES MEANS THAT IF THE 1st OP ISSUES IN CYCLE N, THEN THE 2nd OP MAY ISSUE IN CYCLE N+x+1. -MEANS THE TWO OPS CAN BE ISSUED BACK-TO-BACK. *U INDICATES UNCONDITIONAL DELAY OF THE INDICATED NUMBER OF CYCLES NOTES:

FIG. 15



I. LOAD/STORE FORMATS

31 26 2	5 21 20	0 17 1	6	6	5 0
LEXOP 011_111	BASE	rt-EVEN	IMMEDIATE		SUB0P
6	5	4	11		6
ASSEMBLER MNEMONIC	BASE	rt-EVEN	IMMEDIATE		LEXRA SUBOP
LT	BASE	rt-EVEN	DISPLACEMENT/8		LT
ST	BASE	rt-EVEN	DISPLACEMENT/8	}	ST
31 26 2	5 21 20) 16 1	5	8 7 6	5 0
LEXOP 011_111	POINTER	rt	IMMEDIATE	СС	SUBOP
6	5	5	8	2	6
ASSEMBLER MNEMONIC	POINTER	rt	IMMEDIATE	СС	LEXRA SUBOP
LBP[.Cn]	POINTER	rt	STRIDE	СС	LBP
LBPU[.Cn]	POINTER	rt	STRIDE	СС	LBPU
LHP[.Cn]	POINTER	rt	STRIDE/2	СС	LHP
LHPU[.Cn]	POINTER	rt	STRIDE/2	CC	LHPU
LWP[.Cn]	POINTER	rt	STRIDE/4	СС	LWP
LTP[.Cn]	POINTER	rt	STRIDE/8	СС	LTP
SBP[.Cn]	POINTER	rt	STRIDE	СС	SBP
SHP[.Cn]	POINTER	rt	STRIDE/2	CC	SHP
SWP[.Cn]	POINTER	rt	STRIDE/4	СС	SWP
STP[.Cn]	POINTER	rt	STRIDE/8	СС	STP

BASE, POINTER, rt

SELECTS GENERAL REGISTER r0-r31.

rt-EVEN

SELECTS GENERAL REGISTER EVEN-ODD PAIR r0/r1,r2/r3,...r30/r31

STRIDE

SIGNED 2s-COMPLEMENT NUMBER IN BYTES. MUST BE AN INTEGRAL NUMBER OF

HALFWORDS/WORDS/TWINWORDS FOR THE CORRESPONDING INSTRUCTIONS.

DISPLACEMENT	SIGNED 2s-COMPLEMENT NUMBER IN BYTES. MUST BE AN INTEGRAL	NUMBER OF TWINWORDS.
<u>cc</u> .		
00	SELECT CIRCULAR BUFFER O(cbs0,cbe0)	
01	SELECT CIRCULAR RUFFER 1/che1 che1)	4 500 G
10	SELECT CIRCULAR BUFFER 2(cbs2,cbe2)	17A
11	NO CIRCULAR BUFFER SELECTED	,

II. ARITHMETIC FORMAT

31	26	25	<u>21 20</u> 16	15	1110 98 7 6 5	. 0
	LEXOP 011_111	rs	rt	rd	h1 0 s d	SUBOP
	6	5	5	5	2 1 1 1	6

ASSEMBLER MNEMONIC	rs	rt	rd	hl	s	d	LEXRA SUBOP
ADDR[.S],ADDR2[.S]	rs	rt	rd	0	S	d	ADDR
SUBR.S,SUBR2[.S]	rs	rt	rd	0	s	ď	SUBR
SLTR2	rs	rt	rd	0	0	1	SLTR
SLLV2	rs	rt	rd	0	0	1	SLLV
SRLV2	rs	rt	rd	0	0 -	1	SRLV
SRAV2	rs	rt	rd	0	0	1	SRAV
MIN,MIN2	rs	rt	rd	0	0	·d	MIN
MAX,MAX2	rs	rt	rd	0	0	d	MAX
ABSR[.S],ABSR2[.S]	0	rt	rd	.0	S	d	ABSR
MUX2.[LL,LH,HL,HH]	rs	rt	rd	hl	0	1	MUX
CLS	0	rt	rd	0	0	0	CLS
BITREV	rs	rt	rd	0	0	0	BITREV

rs,rt,rd

SELECTS GENERAL REGISTER r0-r31.

<u>s</u>

SELECTS SATURATION OF RESULT. s=1 INDICATES THAT SATURATION IS PERFORMED.

₫

d=1 Indicates that dual operations on 16-bit data are performed.

h1 (FOR MUX2)

00 01 10	LL:rD=rs[15:00] rt[15:00] LH:rD=rs[15:00] rt[31:16] HL:rD=rs[31:16] rt[15:00]	FIC
11	HH·rD=rs[31·16] rt[31·16]	

III. MAC FORMAT A

31	26	25 21	20 16	15	1110 9 8 7 6 5	0
	LEXOP 011_111	rs	rt	md	0 u gz s d	SUBOP
	6	5	5	5	11111	6

ASSEMBLER MNEMONIC	rs	rt	md	u	gz	S	d	LEXRA SUBOP
CMULTA	rs	rt	md	0	0	0	0	CMULTA
DIVA(U)	rs	rt	md	u	0	0	0	DIVA
MULTA(U)	rs	rt	md	u	1	0	0	MADDA
MULTA2	rs	rt	md	0	1	0	1	MADDA
MADDA(U)	rs	rt	md	u	0	0	0	MADDA
MADDA2[.S]	rs	rt	md	0	0	s	1	MADDA
MSUBA(U)	rs	rt	md	u	0	0	0	MSUBA
MSUBA2[.S]	rs	rt	md	0	0	s	1	MSUBA
MULNA2	rs	rt	md	0	1	0	1	MSUBA
MTA2[.G]	rs	0	md	0	g	0	1	MTA

rs,rt

SELECTS GENERAL REGISTER r0-r31.

md

SELECTS ACCUMULATOR, ONNHL WHERE,

NN=m0-m3

ш

00=RESERVED

01=mN1

10=mNh

11=mN

- \underline{s} Selects saturation of result. s=1 indicates that saturation is performed.
- d = 1 INDICATES THAT DUAL OPERATIONS ON 16-BIT DATA ARE PERFORMED.

gz FOR MTA2, USED AS "GUARD" BIT. IF g=1,BITS [39:32] OF THE ACCUMULATOR (PAIR) ARE LOADED AND BITS [31:00] ARE UNCHANGED. IF g=0, ALL 40 BITS [39:0] OF THE ACCUMULATOR (OR PAIR) ARE UPDATED.

FOR MADDA,MSUBA,USED A "ZERO" BIT. IF z=1, THE RESULT IS ADDED TO (SUBTRACTED FROM) ZERO RATHER THAN THE PREVIOUS ACCUMULATOR VALUE; THIS PERFORMS A MULTA, MULTA2 OR MULNA2. IF z=0, PERFORMS A MADDA,MSUBA,MADDA2 OR MSUBA2.

IV. MAC FORMAT B

31	26	25	21	20 16	15	11.1	10	7 6	5	0
LEXOP 011_111		00000		mt	rd		SO	d	SUBOP	
6		5		5	5		4	1	6	

ASSEMBLER MNEMONIC	mt	rd	so	d	LEXRA SUBOP
MFA,MFA2	mt	rd	S 0	d	MFA
RNDA2	mt	0	S0	1	RNDA

<u>rd</u>

SELECTS GENERAL REGISTER r0-r31.

<u>mt</u>

SELECTS ACCUMULATOR, ONNHL WHERE,

NN=m0-m3

HL

00=RESERVED

01=mN1

10=mNh

11=mN

₫

d=1 INDICATES THAT DUAL OPERATIONS ON 16-BIT DATA ARE PERFORMED.

<u>so</u>

ENCODED ("OUTPUT") SHIFT AMOUNT n=0-8 FOR RNDA2, MFA, MFA2 INSTRUCTIONS.

FIG.17D

V. MAC FORMAT C

31	26	25 21	20 16	15 11	10	8 7	6 5	0
	LEXOP 011_111	ms	mt	md	000	s	0	SUBOP
	6	5	5	5	3	1	1	6
			· · · · · · · · · · · · · · · · · · ·					

ASSEMBLER MNEMONIC	ms	mt	md	s	LEXRA SUBOP
ADDMA[.S]	ms	mt	md	s	ADDMA
SUBMA[.S]	ms	mt	md	S	SUBMA

mt,ms,md

SELECTS ACCUMULATOR, ONNHL WHERE,

NN=m0-m3

Н

00=RESERVED

01=mN1

10=mNh

11=mN

<u>s</u>

SELECTS SATURATION OF RESULT. s=1 INDICATES THAT SATURATION IS PERFORMED.

FIG.17E

VI. RADIAX MOVE FORMAT AND LEXRA-COPO MTLXCO/MFLXCO INSTRUCTIONS

31	26	25 21	20 16	1511	10	8765	50
	LEXOP 011_111	00000	rt	ru/rk	000	k 0	SUBOP
	6	5	5	5	3	1 1	6

ASSEMBLER MNEMONIC	rt	ru/rk	k	LEXRA SUBOP
MFRU	rt	ru	0	MFRAD
MTRU	rt	ru	0	MTRAD
MFRK	rt	rk	1	MFRAD
MTRK	rt	rk	1	MTRAD

SELECTS GENERAL REGISTER r0-r31.

<u>rk</u>

SELECTS RADIAX KERNEL REGISTER IN MFRK, MTRK INSTRUCTIONS-CURRENTLY ALL RESERVED. HOWEVER, A COPROCESSOR UNUSABLE EXCEPTION IS TAKEN IN USER MODE IF THE CuO BIT IS 0 IN THE CPO STATUS REGISTER WHEN MFRK OR MTRK IS EXECUTED.

ru

SELECTS RADIAX USER REGISTER IN MFRU, MTRU INSTRUCTIONS.

00000 cbs0 00001 cbs1 00010 cbs2 00011 RESERVED 00100 cbe0 00101 cbe1 00110 cbe2

FIG.17F

00111 RESERVED 01xxx RESERVED 10000 lps0 10001 lpe0 10010 lpc0 10011 RESERVED 101xx RESERVED 11000 mmd 11001 RESERVED 111xx RESERVED

LEXRA-COPROCESSORO REGISTER ACCESS INSTRUCTIONS

<u>3</u> 1	26	25	21 20 1	6 15 11	10	0
	COP0 010_000	MFLX 00011	rt	rd	000 0000 0000)
	6	5	5	5	11	
31	26	25 :	21 20 1	6 15 11	10	. 0
	COP0 010_000	MTLX 00111	rt	rd	000 0000 0000)
<u> </u>	6	5	5	5	11	
						
	ASSEMBLE	R MNEMONIC	Copz rs	rt	rd	
	MFLXCO		MFLX	rt	rd	
	MTLXCO		MTLX	rt	rd]

THESE ARE NOT LEXOP INSTRUCTIONS. THEY ARE VARIANTS OF THE STANDARD MTCO AND MFCO INSTRUCTIONS THAT ALLOW ACCESS TO THE LEXRA COPROCESSORO REGISTERS LISTED BELOW. AS WITH ANY COPO INSTRUCTION, A COPROCESSOR UNUSABLE EXCEPTION IS TAKEN IN USER MODE IF THE CUO BIT IS 0 IN THE CPO STATUS REGISTER WHEN THESE INSTRUCTIONS ARE EXECUTED.

<u>rt</u>

SELECTS GENERAL REGISTER r0-r31.

<u>rd</u>

SELECTS LEXRA COPROCESSORO REGISTER:

00000 ESTATUS 00001 ECAUSE 00010 INTVEC 00011 RESERVED 001xx RESERVED 01xxx RESERVED 1xxxx RESERVED

FIG.17G

VII. CMOVE FORMAT

31	26	25 21	20 16	15	11 10 9	8 6	5 0
	LEXOP 011_111	rs	rt	rd	00	COND	SUBOP
	6	5	5	5	2	3	6

ASSEMBLER MNEMONIC	rs	rt	rd	COND	LEXRA SUBOP
CMVEQZ[.H][.L]	rs	rt	rd	COND	CMOVE
CMVNEZ[.H][.L]	rs	rt	rd	COND	CMOVE

rs,rt,rd

SELECTS GENERAL REGISTER r0-r31.

COND

CONDITION CODE FOR rT OPERAND REFERENCED BY THE CONDITIONAL MOVE.

000 EQZ

001 NEZ

010 EQZ.H

011 NEZ.H

100 EQZ.L

101 NEZ.L

11x RESERVED

FIG.17H